Physics based modeling of the charging dynamics in silicon nanocrystal non-volatile flash memory cell by Singaraju Venkata Sai, Pavan Kumar
UNLV Retrospective Theses & Dissertations 
1-1-2007 
Physics based modeling of the charging dynamics in silicon 
nanocrystal non-volatile flash memory cell 
Pavan Kumar Singaraju Venkata Sai 
University of Nevada, Las Vegas 
Follow this and additional works at: https://digitalscholarship.unlv.edu/rtds 
Repository Citation 
Singaraju Venkata Sai, Pavan Kumar, "Physics based modeling of the charging dynamics in silicon 
nanocrystal non-volatile flash memory cell" (2007). UNLV Retrospective Theses & Dissertations. 2757. 
http://dx.doi.org/10.25669/m314-uu12 
This Dissertation is protected by copyright and/or related rights. It has been brought to you by Digital 
Scholarship@UNLV with permission from the rights-holder(s). You are free to use this Dissertation in any way that 
is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to 
obtain permission from the rights-holder(s) directly, unless additional rights are indicated by a Creative Commons 
license in the record and/or on the work itself. 
 
This Dissertation has been accepted for inclusion in UNLV Retrospective Theses & Dissertations by an authorized 
administrator of Digital Scholarship@UNLV. For more information, please contact digitalscholarship@unlv.edu. 
PHYSICS BASED MODELING OF THE CHARGING DYNAMICS IN SILICON 
NANOCRYSTAL NON-VOLATILE FLASH MEMORY CELL
by
Pavan Kumar Singaraju Venkata Sai
Bachelor of Technology 
Jawaharlal Nehru Technological University 
Hyderabad, India 
2001
Master of Science 
University of Nevada Las Vegas 
2004
A dissertation submitted in partial fulfillment 
of the requirements for the
Doctor of Philosophy Degree in Electrical Engineering 
Department of Electrical and Computer Engineering 
Howard R. Hughes College of Engineering
Graduate College 
University of Nevada Las Vegas 
August 2007
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
UMI Number: 3282020
Copyright 2007 by 
Singaraju Venkata Sai, Pavan Kumar
All rights reserved.
INFORMATION TO USERS
The quality of this reproduction is dependent upon the quality of the copy 
submitted. Broken or indistinct print, colored or poor quality illustrations and 
photographs, print bleed-through, substandard margins, and improper 
alignment can adversely affect reproduction.
In the unlikely event that the author did not send a complete manuscript 
and there are missing pages, these will be noted. Also, if unauthorized 
copyright material had to be removed, a note will indicate the deletion.
UMI
UMI Microform 3282020 
Copyright 2007 by ProQuest Information and Learning Company. 
All rights reserved. This microform edition is protected against 
unauthorized copying under Title 17, United States Code.
ProQuest Information and Learning Company 
300 North Zeeb Road 
P.O. Box 1346 
Ann Arbor, Ml 48106-1346
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
uNiy Dissertation ApprovalThe Graduate College 
University of Nevada, Las Vegas
May 10 . 20 07
The Dissertation prepared by
Pavan V. S in gara ju
Entitled
P h y s ic s  Based M odeling o f  th e  Charging Dynamics in  S i l i c o n  
_________N a n o cry sta l N o n -V o la t ile  F la sh  Memory C e l l  __
is approved in partial fulfillment of the requirements for the degree of 
________________________ Ph.D. in  E l e c t r i c a l  E n gin eerin g
E xam n ation jcpm m ittee  M em ber
Examination C om m ittee M em ber  
Graduate College Faculty Representative
Examination C om m ittee Chair
Dean o f the G raduate College
11
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
ABSTRACT
Physics based Modeling of the Charging Dynamics in Silicon Nanocrystal Non-
Volatile Flash Memory Cell
by
Pavan V Singaraju
Dr. Rama Venkat, Examination Committee Chair 
Professor, Electrical and Computer Engineering 
University of Nevada, Las Vegas
Flash memory devices based on continuous floating gate are rapidly approaching 
their technological limitations due to excessive gate leakage currents, resulting from 
reduced tunnel oxide thickness. A new architecture based on Si-Nanocrystal floating gate 
has shown promise through realization of devices with reduced gate leakage current and 
lower programming and erase voltages. The dominant transport mechanisms in this 
device are tunneling of electrons from the (3-D) silicon into the (0-D) nanocrystals and 
Fowler-Nordheim tunneling of carriers from nanocrystals to the bulk Si. In order to 
accurately model the charging dynamics of such devices, size based quantum 
confinement effects should be included. A fully physics based model is developed to 
describe the current-voltage and current-time characteristics of Si-Nanocrystal Floating 
Gate flash memory cells. The model includes the size dependent quantum confinement
111
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effects and Coulomb blockade effects. The results of the model are compared with 
various experimental results, such as current-voltage characteristics, program time versus 
gate voltage and drain voltage characteristics and the agreement in general is good. The 
model is very flexible, and it can be used to investigate the charging dynamics of any 
type of nanocrystals embedded in any type of dielectric layers. Additionally, a possible 
process methodology to achieve control on the size and density of the nanocrystals is 
proposed.
IV
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CHAPTER 1
INTRODUCTION
Memory is an integral part of many modem day integrated circuits (ICs). Apart from 
microprocessor and logic, memory is also a core component. It exists in two different 
forms in ICs. The Permanent type. Non Volatile Read Only Memory (NVROM), retains 
the information even when the power supply is removed. In the other type. Random 
Access Memory (RAM), the information stored is erased when the power supply is 
removed.
NVROM can be One Time Programmable (OTP) or Multi Time Programmable 
(MTP). In OTP memory, cells are programmed during fabrication as in Application 
Specific Integrated Circuit (ASIC) devices. Programming can also be done during 
fabrication or later, as in Field Programmable Gate Arrays (FPGA) according to the 
requirements of the application. The disadvantage with OTP memory is that it cannot be 
programmed again and again, which is a constraint for its application in devices where 
the data is stored and erased regularly. MTP memory devices offer advantages in this 
regard and can be used as nonvolatile memory devices, where the information is stored 
and erased several times. Some examples of MTP memory are:
1. Erasable Programmable Read Only Memory (EPROM)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
2. Electrically Erasable Programmable Read Only Memory (EEPROM) and
3. FLASH memory.
The advantage of FLASH memory is the ability to erase the cells in blocks of data at 
a very fast rate (in a ‘FLASH’). FLASH memory is available in two different logic styles, 
NAND and NOR. The advantage with NOR cells over NAND cells is that each and every 
memory cell can be accessed directly, as a result the read, write and erase speeds are very 
fast. But the density of the cells is less compared to NAND cells due to its large size. The 
organization of cells in NAND architecture helps in achieving greater density. The write 
speed and erase speed of the NAND cells are comparable to that of NOR cells, but the 
read speed is very less.
The structure of a FLASH memory cell is very similar to that of a Metal Oxide 
Semiconductor Field Effect Transistor (MOSFET), except that it has one more poly­
silicon gate separating the top poly-gate and substrate with oxide layers. This poly-gate is 
called the floating gate; it is made in two different architectures, continuous floating gate 
and split gate. Nonvolatile FLASH memories based on continuous floating gate 
architectures have a wide array of applications. Their continued scaling below lOOnm 
poses several technological challenges and also performance limitations. Due to reduced 
tunnel oxide thickness, charge retention is a serious problem in the presence of any 
defects at the floating gate-tunnel oxide interface. All the stored charge could be lost into 
the substrate through the defects. Device architectures like Nanocrystal Floating Gate 
(NC) and Silicon Oxide Nitride Oxide Silicon (SONOS) have been proposed to mitigate 
this problem. Devices with lower programming and erase voltages and redueed gate 
leakage currents also have been demonstrated.
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In the NC architecture, the nanocrystals of Si dispersed in the turmel oxide act as 
nodes with charge storage capability. These crystals loose their charge only if  there is a 
defect in their vicinity in the tunnel oxide. The discrete nature of the floating gate reduces 
the number of nanocrystals in the vicinity of defects and hence, reduces the net charge 
loss.
In this research, the charging dynamics of nanocrystal FLASH memory i.e., the 
current versus time (1 - t) characteristics and current versus gate voltage (1 - Vg) 
characteristics are described. The model proposed by Busseret et al. [19] explains the 
general 1-V and 1-t characteristics. But the additional peaks observed in the experimental 
1-V characteristics, at voltages greater than the threshold voltage are not explained. Our 
model considers the tunneling of electrons into the discrete quantum energy levels in the 
nanocrystals due to quantum confinement and later relaxing into the lower energy trap 
states present in the nanocrystals. The model is employed to explain the charging 
dynamics and the results are compared with experimental data of Busseret et al. [19]. 
Based on the results of this model, the peaks are attributed to the filling up of 
nanocrystals with more than one electron into the same energy levels, which are shifted 
to higher energy levels due to the increase in their electrostatic charging energy. The 
amount of increase in charging energy is dictated by the number of charges present in the 
nanocrystal.
The same model explains the data obtained by Rao et al. [25], R.A. Rao et al. [31] to 
describe the programming time for different size and density of nanocrystals. The 
programming of the FLASH memory cells is done using Channel Hot Electron Injection 
mechanism (CHE). The model accurately predicts the behavior with only one fitting
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parameter, the effective tunnel mass of electron in the oxide. The tunnel mass parameter 
used in the simulations is about one-fifth o f the value, typically used in Fowler-Nordheim 
tunneling mechanisms and appears to vary inversely with the drain bias. The behavior 
can be explained by “Hot Electron” tuimeling and can be modeled by using Fowler- 
Nordheim model, which is typically used to explain regular tunneling of electrons in 
MOS structures, but with a lower tunnel mass parameter.
The model was also used to investigate the following:
1. the effect of size and density of the Si nanocrystals on the programming speed
2. the effect of tunnel oxide thickness and blocking oxide thickness on the 
programming speed
3. the effect of different dielectric materials as a control oxide on the 
programming speed
In addition to the above, important fabrication issues such as the controllability of 
size, density and location of these nanocrystals in the tunnel oxide are addressed. A 
possible fabrication technique to achieve a uniform size distribution and density of the 
nanocrystals is also proposed.
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CHAPTER 2
FLASH MEMORY CELL
A schematic representation of a conventional floating gate n-channel FLASH 
memory cell is shown in Figure 2.1 [1].
Control Gate
Control Oxide
rioatmg Cate 
Tunnel Oxide
Figure 2.1 A schematic representation of the conventional FLASH memory cell
The structure is very similar to n-MOSFET (n channel- Metal Oxide Semiconductor 
Field Effect Transistor) with n+ source, drain regions on a p-Si substrate and a poly-Si 
gate on top of the oxide. The top poly-Si gate is called the CONTROL 
GATE (CG) because it is used to modulate the conductivity of the channel region in the
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Si-substrate. In addition, it has another layer of poly-Si gate embedded in the oxide and is 
not connected to any of the power supply voltages. This poly-Si gate is called 
FLOATING GATE (FG). The oxide layer that separates the floating gate and the control 
gate is called the control oxide (CO), and the oxide layer that separates the floating gate 
from the substrate is called the turmel oxide (TO).
2.1 I-V Characteristics of a Flash Memory Cell
The floating gate (FG) in a FLASH memory is used to store charges. The presence of 
stored charges (electrons) in the floating gate increases the threshold voltage of the cell 
whereas the absence of any charges (electrons) in the FG decreases the threshold voltage 
of the cell. Thus, the difference in threshold voltage relates to the difference in the 
amount of charge stored in the floating gate and is given by:
a
Ĉox
C2 1)
Two different logic states ‘0’ and ‘1’ are assigned to the state of a FLASH memory 
cell by relating them to the threshold voltage of a FLASH memory cell. A typical set of I- 
V characteristics of FLASH memory cell under two different logic states is shown in 
Figure 2.2 [1]. In order to read, a voltage, ‘F?’, which is in between the two threshold 
voltages, Vto<  Vr<  Vt, is applied to the CG and the drain current is measured. If a cell is 
programmed, then there would be no drain current because it has a higher threshold 
voltage, Vt, and the cell is considered to be in logic ‘0’ state. On the other hand, if the cell
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is in the erased state, then the channel will conduct, as the threshold voltage Vro< and 
the cell is in a logic state of T .
Read Voltage
TO
Figure 2.2 A typical set of I-V characteristics of a FLASH memory cell. Vto represents 
the threshold voltage of an erased cell indicating logic ‘1’ state, V t represents the 
threshold voltage of a programmed cell indicating logic ‘0’ state and V r  represents the 
read voltage used to read the state of the cell
2.2 Program and Erase Mechanisms
FLASH memory cell is in programmed condition when the floating gate is charged 
with electrons and, it is in erased condition when the floating gate is not charged with 
electrons. The programming of these cells is done by the following physical mechanisms:
1. Fowler-Nordheim Tunneling (FNT) [2]
2. Direct Tunneling (DT) [3]
3. Channel Hot Electron injection (CHE) [4]
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4. CHannel Initiated Secondary Electron (CHISEL) injection [5]
Erasing is usually carried out by Fowler-Nordheim tunneling mechanism. Details of 
programming mechanisms and erasing mechanism are described in the following 
sections.
3.1eV
E
E
C
f
E f
4.3eV
CG CO f g  t o  Sub
Figure 2.3 A schematic Energy band diagram representation of n-channel FLASH
memory cell under Flat band condition
A schematic energy band diagram of n-channel FLASH memory cell under flat band 
condition is shown in Figure 2.3. The energy gap of silicon at room temperature is 
Eg~l.leV and that of the oxide is Eg~8.5eV approximately. When an interface is formed 
between the oxide and silicon, assuming no interface charges, the barrier height for 
electrons, 0 b, is 3.1eV. The barrier height for electrons is the difference of energy from 
the bottom of the conduction band in silicon dioxide to the bottom of the conduction band
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in silicon. Similarly, the barrier height for the holes is 4.3eV; it is the difference of energy 
from the top of the valence band in silicon to the top of the valence band in silicon 
dioxide.
2.2.1 Programming Mechanisms
2.2.1.1 Fowler-Nordheim Tunneling (FNT) Mechanism
To program a FLASH memory cell, a positive voltage is applied on the control gate, 
and the source, drain and substrate terminals are grounded as shown in Figure 2.4.
V G S
C2̂ xitfoi
Oiîisie
FtoatllijK 
O
Figure 2.4 A schematic representation of FLASH memory cell with biases for 
programming condition
As a result, the potential energy of the control gate is decreased and the energy bands 
on the control gate side are lowered with respect to the substrate. If the voltage applied on 
the control gate is above the threshold voltage of the cell, an inversion layer is created at
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the substrate-TO interface region. A schematic representation of the energy band diagram 
under the programming condition is shown in Figure 2.5.
Due to the capacitive coupling between the control gate and floating gate, a voltage is 
induced on the floating gate and a high electric field exists between the floating gate and 
the inversion layer. If the drop on the tunnel oxide layer is greater than the barrier height, 
0B, the electrons in the inversion layer are subjected to a triangular energy barrier as 
shown in Figure 2.5 and tunnel into the conduction band of silicon dioxide. The tuimeling 
of electrons through a triangular barrier is called Fowler-Nordheim (FN) tunneling 
mechanism [2]. If the barrier is thin enough, then electrons can tunnel through the tunnel 
oxide layer into the floating gate, and are stored in the floating gate. Electrons stored in 
the floating gate do not tunnel into the control gate because of larger control oxide 
thickness. The amount of charge stored on the floating gate depends on the duration of 
programming, the electric field in the tunnel oxide and the number of available energy 
states in the floating gate. The rate of charging of the floating gate, with electrons, 
decreases with time due to the reduction in electric field that causes tunneling of 
electrons. Some of the stored charges leak back into the inversion layer by a similar, but a 
reverse FN tunneling mechanism. The charging of the floating gate, thus, saturates after 
some time when the forward tunneling current and reverse tunneling current balance each 
other.
The programming by FN tuimeling mechanism requires high gate voltages and 
efficiency is also very low. The use of high voltages on an integrated circuit (IC) chip is 
an issue of concern due to possible electrical breakdown of unintended areas. 
Additionally, high voltages cause excessive stress on the tunnel oxide. This results in hot
10
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spots in the tunnel oxide which accumulate over several program/erase cycles. They 
cause permanent damage in the tunnel oxide leading to permanent device failure.
3.1 eV
CO FGCG TO Sub
E ,
Figure 2.5 A schematic representation of the energy band diagram of a FLASH memory 
cell under programming condition, when FN tunneling mechanism is operating
2.2.1.2 Direct Tunneling (DT) Mechanism
If the voltage drop on the oxide is less than the barrier height for electrons, <Pb, then 
electrons tunnel directly into the conduction band of the floating gate through the 
trapezoidal barrier instead of the triangular barrier as in FN tunneling mechanism [3]. 
This situation is commonly encountered in sub-micron devices, where the oxide thickness
11
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is very small (< 5nm). A schematic energy band diagram representation for this condition 
is shown in Figure 2.6.
For gate voltages similar to that described in section 2.2.1.1, the tunnel current by DT 
mechanism is relatively high compared to the FN tunneling mechanism. Due to this, 
programming of FLASH cell is faster when this mechanism is operational. As a result, 
devices which are programmed by the DT mechanism can be operated at lower 
programming voltage, which implies that reduced electrical stress is applied on the tunnel 
oxide. The reduction in electrical stress, in turn helps in improving the reliability of the 
cell.
Vox
E.
E
I
E
.Ec 
■ E
Figure 2.6 A schematic representation of the energy band diagram of a FLASH memory 
cell using Direct Tunneling under programming condition
12
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2.2.1.3 Channel Hot Electron (CHE) Injection Mechanism
Under this mechanism, inversion layer is created in the channel region by applying 
high positive voltage on the control gate. The drain is held at a positive bias, whereas the 
source and substrate are grounded. A schematic representation of the bias conditions for 
this case is shown in Figure 2.7. The electrons in the channel region are accelerated 
towards the drain terminal due to lateral electric field. If the voltage on the drain side is 
high enough, then it would terminate the conducting channel on its side creating a pinch- 
off region. In the pinch-off region, if the electrons gain kinetic energy greater than S.leV, 
due to the high lateral electric field in the drain-channel depletion layer, they are pulled 
toward the floating gate because of the high vertical electric field [4]. The programming 
efficiency of this mechanism is very high compared to that of the Fowler-Nordheim 
tunneling mechanism due to large vertical currents.
C;otatr%»l
F to a ilttg
ruaad
N +
P in ch-off region
Figure 2.7 A schematic representation of the voltage bias conditions on FLASH memory 
cell for programming using Chaimel Hot Electron Injection mechanism.
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One disadvantage is that the drain side of the oxide is subjected to high electrical 
stress during programming. As a result, the integrity of the oxide layer on this side might 
be comprised over time, leading to permanent device failure. Nevertheless, the shift in 
threshold voltages between the programming and erased states achieved with this 
technique is relatively high and the logic states can be distinguished very easily.
2.2.1.4 Channel Initiated Secondary Electron (CHISEL) Mechanism
A schematic figure representing the bias conditions for CHISEL programming 
mechanism is shown in Figure 2.8. In this case, the channel hot electrons collide with the 
lattice atoms in the depletion Iqyer causing Impact Ionization, which creates, both 
electrons and holes.
Cjontrol Oxicie
XDQxiel u&i
Im pact Ionization
Figure 2.8 A schematic representation of the voltage bias condition of a FLASH memory 
cell with programming done by Channel Initiated Secondary Electron Injection 
mechanism
14
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The electrons and holes, thus generated, can have high kinetic energy and lead to the 
generation of more electron-hole pairs by avalanche effect. If the generated electrons 
have kinetic energy greater than 3.1eV, and if they are directed towards the tunnel oxide, 
they can surmount the oxide barrier and tunnel into the floating gate [5], whereas the 
positively charged holes are collected at the substrate. Since, more number of electrons 
tunnel into the floating gate than other mechanisms, the programming efficiency is high. 
One disadvantage with this mechanism is that the holes injected into the substrate can 
forward bias the source-substrate junction, which will inject more electrons into the 
substrate that may be collected at the drain end leading to a parasitic bipolar like behavior 
causing permanent damage. This type of breakdown mechanism is called Snap-back 
breakdown mechanism.
2.2.2 Erase Mechanism
A schematic energy band diagram representing the erase mechanism is shown in 
Figure 2.9. Flash memory cell can be erased by using several techniques, some of them 
are mentioned below. The tunneling of electrons during erase mechanism is in the 
opposite direction compared to the programming mechanism. Erasing a programmed 
FLASH memory cell is done by applying a high negative voltage on the control gate. 
This raises the energy levels on the control gate with respect to the substrate. As a result, 
the electric field on the tunnel oxide is now favorable for the stored electrons to tunnel 
back into the substrate. A FLASH memory cell can also be erased by applying a positive 
bias to the substrate, which attracts the electrons stored in the floating into the substrate. 
The removal of electrons from the floating gate is also be done by applying a high 
positive voltage to the drain terminal [1].
15
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Figure 2.9 A schematic energy band diagram representing the Erase mechanism using FN 
tunneling
2.3 Conventional Continuous Floating Gate Model
Charging dynamics of floating gate flash memory was explained using a capacitive 
equivalent circuit, called capacitor model [6-7]. It is based on the capacitive coupling of 
floating gate with the other nodes because it caimot be directly controlled. Figure 2.10, 
represents all the capacitors that are present in a typical double-poly floating gate 
transistor. Ck represents the total capacitance between the floating gate and the control 
gate, while Cj and Cd represent the source and drain capacitances respectively. Cf and Cg 
are the field region and the floating gate to channel capacitance respectively. The total 
capacitance of the floating gate, Ct, is given by:
16
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(2.2)
The important coupling ratios, used in this model are, k, the control gate coupling 
factor and, d, the drain-coupling factor, which are given as:
r  C
k  = —— & d = —— (2 3)
Control Gate
%
g
Source Gate Drain Substrate
Figure 2.10 A schematic representation of the capacitor model showing various 
capacitances of a FLASH cell
The ratios defined respectively in Eq. 2.3, indicate the fractions of control gate 
voltage and drain gate voltage, which are capacitively coupled to the floating gate. 
Hence, they are very important in the design of floating gate FLASH memory cell. In 
general, simple parallel plate capacitor model is used to estimate the capacitance values 
ignoring the fringe capacitances. This is a fairly good assumption and the error 
introduced by this assumption causes, only a small deviation from the actual values.
17
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Once the voltage on the floating gate is obtained by the capacitor model, it can be fitted 
to the conventional MGS models to describe the conventional MGS transistor 
characteristics. The threshold voltage of the floating gate transistor is given as:
................... (2.4)
OX o x
where Of = the Fermi-potential of the substrate
0ms = the work function difference between the gate material and the bulk 
material
Qox = the equivalent fixed oxide charge, located at the oxide substrate interface
and
Qd = the charge in the depletion layer 
The influence of the charges in the oxide layer is taken into account by Qd, it is noted 
that, the threshold voltage of the floating gate transistor does not depend on the number 
of charges stored on the floating gate, Qfg, whereas the threshold voltage of the control 
gate depends on it, as illustrated by the following equation [1]:
+    (2.5)
The memory cell behavior, namely programming and transient mechanisms, is modeled 
as follows:
1. The voltage on the control gate, injects charges into the floating gate. The number 
of charges injected into the floating gate, Qfg, in a time interval, dt, is calculated 
by:
18
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d Q , X t )  ^    (2.6)
dt
where Jjg is the current into the floating gate and Afg is the area of the floating 
gate. The above expression is replaced by a summation to account for different 
dielectrics surrounding the floating gate area:
=  1 7 , ( 0    (2.7)
a t 4
where, is the injection area of the floating gate and J„ represents the current 
through the different dielectrics which is a function of time because the electric 
field. Eu in the dielectric changes with time. The net charge stored on the floating 
gate is obtained by integrating Eq. 2.7. over time as:
0 7 , ( 0 = 1 1 7 ,    (2.S)
0 4
2. The above expression can be solved only if the information about the time 
dependent electric field, Ei(t), is known, which is dependent on the charge stored 
on the floating gate. Using the conventional parallel plate capacitor model as 
described above, the relationship between the floating gate potential and the 
floating gate charge is given as:
2 / s  ( 0    (2.9)
V M)  = k V ( t )  + dVAt) +
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where Vcg (t) and Vj (t) are the control gate and drain voltages, respectively as a 
function of time during programming. Once V/g, is known, other quantities like 
Kg, K, K, Kh and £j, of the dielectrics surrounding the floating gate can be 
calculated.
3. The next step is to determine which of the charge injection mechanisms, FNT, DT 
or CHE mechanism, is causing tunneling of charges into the floating gate during 
programming. Using the appropriate J„ expression for the charge injection 
mechanism, Q/gftJ, given by Eq. 2.8 is calculated.
4. Once the number of charges stored in the floating gate of the cell is obtained by 
using Eq. 2.8, the stored charge value is used to obtain the threshold voltage of the 
cell by solving Eq. 2.5. Typically the shift in threshold voltage is calculated, 
based on the change in the number of stored charges on the floating gate as:
A U T O  =
7   (2 .10)
2.4 Reliability
The drive for high density and low power necessitates the need for smaller devices. In 
order to achieve smaller devices, the dimensions of the device and voltage supply are 
scaled down from generation to generation. The thickness of the tunnel oxide in 130nm 
based FLASH memory cells is about 8nm and the corresponding control gate voltage is 
8-12V. To continue scaling down the size of the FLASH cell, the thickness of the tunnel 
oxide must be reduced. Some of the problems associated with scaling the tunnel oxide 
thickness are retention and endurance.
20
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2.4.1 Retention
Typical retention time requirement for the FLASH memory cells is 10 years. To meet 
this requirement, very high quality tunnel oxides with minimal defects must be 
fabricated. The thickness of the tunnel oxide in 130 nm devices is about 8 nm for an 
operating voltage of 8-12 V. To scale down the size of the FLASH cell, and for low 
power operation, the thickness of the tunnel oxide should be made even smaller. In future 
generation scaled devices, this thickness of the ttmnel oxide could reach as small as 3-4 
nm. This poses serious fabrication related issues, beeause growing such a thin layer oxide 
with very minimal number of defects is not only difficult, but also demands expensive 
processing. Any defects in the oxide can form a conducting path between the floating 
gate and the substrate leading to device failure. Also, processing thin tuimel oxides with 
minimal defects and obtaining uniform thickness throughout the wafer from wafer-to- 
wafer and run-to-run is extremely difficult. Unless the retention time requirement is 
relaxed, conventional continuous floating gate memory cell cannot be scaled down 
further in size.
2.4.2 Endurance
Endurance is a measure of the ability of the device to sustain several program/erase 
cycles. Typical requirements for the endurance of a FLASH memory cell are 10,000 
program/erase cycles. When the cells are programmed, erased and read several times, the 
tunneling current flows in and out of the tunnel oxide. Due to this stress, oxide 
degradation occurs and it can cause defects and traps, which cause charge leakage from 
the floating gate into the substrate. A schematic diagram showing the charge leakage in a 
FLASH memory eell is shown in Figure 2.11.
21
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2.5 Scaling
To continue with the efforts of scaling, to achieve high density, low power operation 
and also meet the requirements for longer retention and endurance, alternative 
technologies have been proposed. Some of them are listed below.
a) N-C Memory (Nano-Crystal Memory) [8]
b) PCM (Phase Change Memory) [9]
c) MRAM (Magnetic Random Access Memory) [10]
d) SONOS (Silicon Oxide Nitride Oxide Silicon) [11]
C o n tro l G a te  
C o n tro l O xide
F lo a t in g  G a te  
T u n n e l O xide
Figure 2.11 A schematic diagram representing the charge leakage in a scaled FLASH 
memory device
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CHAPTER 3
LITERATURE REVIEW
3.1 Models for Charging Dynamics in Nanocrystal Memory
Modeling of charging dynamics in nanocrystal memory has been done by several 
approaches. Most of the models rely on the principles used to explain the continuous 
floating gate memories. Apart from these models, the following models have been 
proposed and employed to explain the charging dynamics of nanocrystal memories:
1. Floating gate like approach [12-15]
2. Trap-Like approach [12]
3. Two State Granular Floating gate Model [17-18]
4. 3-state model [19]
3.1.1 Floating-Gate-Like Approach
De Salvo et al. [12-15], proposed a model to explain the charging dynamics of 
nanocrystal based flash memory cells. The model is similar to the continuous floating 
gate approach, except that the gate area is substituted by the fractional coverage of total 
area by the nanocrystals and it is based on the current-continuity approach. The net 
charge stored on the floating gate at any time, because of control gate voltage, is given by
23
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the difference between net charging and net discharging events. The charging current, Jt„, 
into the nanocrystal is due to electrons tunneling from the inversion layer in the substrate 
into the nanocrystal, Ji„,sub and from the control gate into the nanocrystal Jm,gate- The 
discharging current is due to electrons tunneling from the nanocrystal into the substrate 
and the control gate. The injection current, Ji„,sub, into the nanocrystal is given by the 
conventional FN tunneling formula, extended to direct tunneling case as:
In
n  0
1 + exp F  sub
kT
d E
P i )
V - V'̂ CG ' fG
(3.2)
(3.3)
where, 0^^^ (£ ', ) ,  is the transparency obtained using WKB (Wentzel-Kramers-
Brillouin) approximation, E  is the electron energy (in electron volts), O is the Si-SiOz 
barrier height (also in electron volts), Epsub is the substrate Fermi-potential,
Kox=4yj2qm^^ /3 h ,  kT  is the thermal voltage, and H  is the Heaviside function. The 
formula for Ji„,gate, is written in a similar way. The discharging current, Jout, is given as:
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F , , ) = n , ,  fJ
(3.4)
T . , [ { 0 - E r - H { 0 - K , - E ) { ^ - V ^ - E r ]
■ y^
(3.5)
where, fh f= {47B j^m ^fkTy / is regarded as the silicon dot escape 
frequency; ridot ~ Nc.Qxç{EflkT) is the volume electron concentration in the silicon dot; 
and Nc silicon conduction band effective density of states. The net charge in the floating 
gate, Q fg, is given as:
(3.60
FG _
dt Jout ~  Jir
The important assumption, in this model is that the nanocrystals are assumed to be 
similar to the large crystals. The quantum confinement and/or Coulomb Blockade effects 
are ignored. Coulomb Blockade effects can be considered my modifying the simple 
current equation as [12]:
J  =  J,CB F”
CBF = ^ x ^ {-E E J lk T )
q l ,
(3.7)
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where Jq, is the current without considering the Coulomb Blockade effect, CBF is the 
Coulomb Bloekade faetor, AEo, is the increase in charging energy by adding an electron 
and « is the number of electrons added to the floating gate. The voltage on the floating 
gate is obtained similar to the continuous floating gate FLASH memory model and it is 
given as:
y  — ^2 y  I Q fg   (3.8)
"G -b c ,  ' -F c ,
where C/ and C2 are the eontrol gate- nanodot and substrate-nanodot coupling capacitors 
respectively. As mentioned earlier, this approach is based on the assumption of 
continuous floating gate and the parameter, Rdot, accounts for the silicon dot density. The 
shift in threshold voltage due to charging of the nanodot is given by:
...................  (3.9)
where the product Q fg-Rdot, represents the effective areal density of charges over the 
whole surface of the channel MOS transistor. Hence, the charges trapped in the 
nanocrystal are assumed to be uniformly distributed over the gate area.
In summary, the important limitations of the above approach are
1. It assumes the nanocrystals behave like a continuous floating gate, ignoring the 
effects of quantum confinement in charging
2. Coulomb Blockade effects are ignored
3. A fraction of electron or hole ean be stored on the nanoerystal, which is 
physically meaningless.
26
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3.1.2 Trap-Like Approach
The trap like model is similar to the Shockley-Reed-Hall [16] statistics. In this 
approach, the silicon nanodots are assumed to be continuously distributed, with energy 
distribution corresponding to silicon band gap, in the band gap of the silicon dioxide, 
spatially located at a distance of T1 from the channel. The trap filling probability,^, for a 
given energy level. Et, is given as:
df.it, E,)
dt
e n + e + [ e „ + e  + c „ + c ) f    p . io )
where c„, Cp, e„ and ep are the capture and emission rate for electron rate for electrons and 
holes respectively. The rates mentioned in Eq. 3.10, depend on parameters such as, 
capture cross section {a„ and Op), energy level of the trap, trap carrier density and the 
electrical field between the traps and the interface. The density of carriers is evaluated 
from the surface potential, \|is, which depends on the gate voltage as:
F . ( 0  =  F ,  -  Y , ( o  -  ^    p , „ )
^ox-eq F  2
where, Vfb is flat-hand voltage (without any charge present inside the dielectric), Cox-eq is 
MOSFET oxide capacitance (Cox-eq = C1.C2/C14-C2), Qsc is Bulk semiconductor charge 
and Qot is Trapped charge in the oxide. With these assumptions, I-V, characteristics of a 
MOSFET can be obtained when a time-dependent gate voltage is applied to the structure. 
The self consistent solution obtained by solving Eqs. 10 & 11, yields information on the 
evolution of inversion charge and trapped charge. In this model, the steady state 
condition is reached when the influx of charge from the substrate into the floating gate is
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equal to the outbound flux from the floating gate into the substrate. The model does not 
include the contributions to and from the control gate.
In summary, the limitations of this model are:
1. It depends on the number of traps which is not easy to determine.
2. The energy level of the trap is distributed in energy and is not confined due to the 
dimension of the nanocrystal.
3.1.3 Two State Granular Floating Gate Model
The model proposed by De Salvo et al. [12-15], based on a continuous floating gate 
approach describes the qualitative behavior of charging dynamics of the nanocrystal 
FLASH memory cells. The results of the model do not accurately fit the experimental 
data. One of the limitations of this approach of modeling the charging kinetics of 
nanocrystal FLASH memories is that, a fraction of electron or hole can be stored on the 
floating gate. This issue was addressed by Busseret et al. [17-18] by using a granular 
based approach, i.e., a nanocrystal is charged with an electron or a hole. The model also 
incorporates the effect of diameter distribution on the charging kinetics and the results of 
this model fit the experimental data reasonably well. The model assumes that the 
nanocrystals are either neutral or occupied with one electron. Once an electron is trapped 
in the nanocrystal, it changes the electric field and hence reduces the tunneling 
probability for additional electrons to tunnel. Thus, current at any time depends on the 
number of neutral nanocrystals and the probability that they can be filled with an 
electron. It also depends on, % , which is the time, when the probability for electron to 
tunnel from the substrate into the nanocrystal becomes unity. This parameter is a function
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o f diameter of the nanocrystal because the tunneling depends on the area of capture cross 
section.
The limitations of this model are:
1. It includes the diameter information to evaluate the capture cross section, but does 
not include the information about Avhere the energy level of the electron in the 
nanocrystal respect to that of the Fermi level in the substrate.
2. The simulated results indicate that the maximum number of electrons that a 
nanocrystal can accommodate is 2 electrons. This is not true from the available 
information on the size distribution of nanocrystals, which indicates that there are 
nanocrystals with diameter bigger than 8nm that can hold more than 2 electrons.
3.1.4 Three Charge State Floating Gate Model
Two Charge-State granular model proposed by Busseret et al. [17-18] was 
insufficient to explain the charging current below the threshold voltage of the MOS 
capacitor embedded with nanocrystals. To address this issue, they later proposed a three 
charge-state model [19], according to which, some of the nanoerystals initially, store 
positive charges, i.e., a fraction of the total density of nanoerystals are positively charged 
after fabrication. Typically the smaller diameter particles hold these positive charges. As 
a result, the charging behavior is composed of the following three dynamic events.
1. Initially, positively charged nanoerystals receive an electron due to tunneling of 
electrons during programming and become neutral. Thus the total density of 
neutral nanoerystals increases. It is assumed that the neutral nanoerystals do not 
loose an electron to become positively charged, because the tunneling probability
29
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for hole is very low due to large valence band edge barrier between Si and SiOz 
(^B=4.3eV).
2. When a neutral nanocrystal gets an electron, due to its presence the electric field 
across the tunnel oxide barrier reduces. The reduced electric field decreases the 
probability for additional electrons to tunnel. This reduces the density of neutral 
nanoerystals but increases the density of nanoerystals with one electron.
3. Some of the negatively charged nanocrystal may loose an electron to become 
neutral again, increasing the density of the neutral nanoerystals.
In this model, the electrostatic coupling between the nanoerystals is assumed to be 
negligible. The tunneling probability is not uniform for all nanoerystals as it depends on 
the diameter of the nanocrystal because the field in the tunnel oxide varies as a function 
of diameter. The information about the number o f nanoerystals changing their state also 
depends on the cross section area of the nanocrystal. It assumes that all the energy levels 
in the nanocrystal are available for tunneling of electrons from the substrate into the 
nanocrystal.
Since the nanoerystals are assumed to be zero dimensional systems, the energy levels 
in the nanoerystals available for tunneling of electrons are not continuous, but discrete as 
dictated by the quantum mechanics. The model proposed in this work addresses this 
issue. The energy levels are quantized and the quantization depends on the diameter of 
the nanocrystal as given by the quantum mechanics. Details of the modification to the 
model proposed by Busseret et al. [19] are presented in chapter 4.
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CHAPTER 4
MODEL
4.1 Motivation for Research
Nonvolatile memories based on continuous floating gate architectures have wide 
array of applications. Their continued scaling below lOOnm poses several technological 
challenges and also performance limitations [1]. Due to reduced tunnel oxide thickness, 
charge retention is a serious problem in the presence of any defects at the floating gate- 
tunnel oxide interface. All the stored charge could be lost into the substrate through 
defects. Device architectures like Nanocrystal Floating Gate (NC) [8] and Silicon Oxide 
Nitride Oxide Silicon (SONOS) [11] have been proposed to mitigate this problem. 
Devices with lower programming and erase voltages and reduced gate leakage currents 
have been demonstrated.
In the NC architecture, the nanoerystals of Si dispersed in the tunnel oxide act as 
nodes with charge storage capability in the quantum energy levels. These crystals loose 
their charge only if there is a defect in their vicinity in the tunnel oxide. Thus, the discrete 
nature of the floating gate reduces the net charge loss. The charging dynamics, the 
current versus time (I - 1) characteristics and current versus gate voltage (I - V), of the NC 
based floating gate memory device is described in the model. The model proposed
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by Busseret et al. [19], explains the general 1-V and I-t characteristics. But the additional 
peaks observed in the experimental I-V characteristics, at voltages greater than the 
threshold voltage are not explained. Our model takes into account the presence of size 
dependent discrete energy levels in the nanoerystals due to confinement effects and 
relaxing of electrons to lower energy trap states. The model is employed to explain the 
charging dynamics and the results are compared with experimental data of Ref. [19]. 
Based on the results of this model, additional peaks in the I - t are characteristics are 
attributed to the filling up of nanoerystals with more than one electron into the same 
energy levels, which are shifted to higher energy levels due to the increase in their 
electrostatic energy due to charging.
4.2 Device Architecture
The cross section of the device employed by Busseret et al. [18], which forms the 
basis of our work, is shown in Figure 4.1. The device is a MOS capacitor built on a p-Si 
substrate. The thickness of the tunnel oxide, djt, is 2.5nm. Si nanoerystals are assumed to 
be spherical with an average diameter, dsi, of 5nm, with densities in the range of 3x10**- 
4x10** /cm^. Nanoerystals are, then, covered with a control oxide, d/g, of 5nm thickness. 
N+ poly is used as the top contact and N-t- guard ring is implanted around the MOS 
capacitor to feed the inversion layer with electrons at a fast rate. More description on the 
fabrication of these structures can be found in [20-21]. Experimental results show 
currents below the threshold voltage of this structure, which is around 0.7V. The origin of 
this sub threshold current is due to the presence of positive charge on a portion of
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nanoerystals. The distribution of nanoerystals, neutral and positively eharged is shown in 
Figure 4.2.
Si-N C
iV++ 2V++
p -S i
Figure 4.1 A sehematie eross seetion of the silieon nanoerystal FLASFI memory deviee.
X 10
Nh
Nt
Diameter (nm)
Figure 4.2 Size distribution of silieon nanoerystals embedded in oxide as reported in Ref. 
[19], (a) N represents density of neutral nanoerystals, (b) Nh, represents density of 
positively eharged nanoerystals (e) Nt, represents the total density of nanoerystals.
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4.3 Model
As mentioned in section 4.2, this model takes into account the presence of discrete 
energy levels in the nanoerystals due to the confinement effects. Charge transport into the 
nanoerystals is due to direct tunneling of electrons from the substrate for various gate 
voltages. Also, more than one electron can be stored in these nanoerystals. The presence 
or absence of electrons in the nanoerystal alters the electrostatic conditions for more 
electrons to tunnel. Details of this model, which includes these additional effects, are 
described in the following section.
4.3.1 Quantum Energy Levels Calculation
The floating gate in the NC- memory device is not continuous but discrete, made up 
of spherical nanoerystals whose diameter is in the range of 1-12 nm. Hence quantum 
confinement effects play an important role in the device behavior. As a result of quantum 
confinement, the allowed energy levels in the conduction band of the nanoerystals are not 
continuous, but discrete and the energy separation between them is size dependent. The 
allowed energy levels are obtained by solving the Schrodinger’s equation in spherical 
coordinates is given by:
-I-
\d r  rdr r"
y / ( r ) + V { r ) i i / { r )  = E \ f / { r )    (4.1)
.  A2 1 ^ ^where A  = -----    -I--------------- Sin 6 -----
sin 0 d(p sin 0 3 6  3 6
hfor a spherical quantum dot surrounded by a finite bamer, where n  =------ with h as
27t
Planck’s constant, is the effective mass of electron in silicon, V(r) is electrostatic
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potential energy, y/{r) is the wave function and Er is the energy with index r indicating 
carrier confinement along the radial direction. Since the nanoerystals are spherical, the 
potential and also the wave function are expected to be spherically symmetric. The 
energy levels in the nanoerystals are obtained by using the numerical program supplied in 
Ref. [22]. Energy values for the first, second and third levels as a function of diameter of 
neutral Si nanoerystals are shown in Figure 4.3. From the figure, the following 
observations are made:
1. The energy levels increase exponentially as the diameter of the nanoerystals 
decreases.
2. The separation between the energy levels, E l, E2 and E3 is small for bigger 
diameter nanoerystals.
- E l
-E2
-E 3
0.5
Diameter (nm)
Figure 4.3 Energy values for the first, second and third quantum level as a function of 
diameter of the Si nanoerystals obtained using Eq. 4.1.
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4.3.2 Feeding Current
The model employed for obtaining current is similar to that of Ref. [19]. For any gate 
bias, charging of nanoerystals is due to direct tunneling of electrons from 3-D bulk Si into 
0-D nanoerystals and discharging occurs by tunneling of electrons back into the substrate. 
The direct tunneling current from bulk Si into the Ei energy level of the nanoerystal
containing ‘z’ electrons, , is given by [19]:
J ,  =  Ê  "'Jt {E,,E)  l n ( l  +
£] min
(4.2)
where q is the charge of an electron, k is the Boltzmaim constant, T  is the temperature in 
°K, Fi is the electric field under the nanoerystal with i representing the number of 
electrons in the nanoerystal and Ef is the position of the Fermi level in the quasi neutral 
bulk of Si substrate. The term T (Ej,Ff) is the transparency factor and is given by [23] :
T { E „ F )  = exp  
Stt-Jt.
- b - % )
F
3 / 2
(4.3)
b =
3hq
where niox is the effective mass of electron in oxide and rb  is the barrier energy between 
Si and SiO] at the interface.
The reverse current due to electrons tuimeling back into the Si- bulk from the
nanoerystal, , is given by [23] :
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At the start of the simulation, some of the nanoerystals are assumed to be non-neutral 
and carry a positive charge. In that case, the value of is taken as -1. Once an electron 
tunnels from the 3-D bulk into these nanoerystals, the positively charged nanoerystals 
become neutral and there will be no tuimeling of these electrons back into the substrate 
from them. This assumption is valid because for the holes to tuimel from the substrate 
into the nanoerystals the barrier height is 4.3 eV, which makes it unfavorable.
4.3.3 Energy Band Balance to Obtain Turmel Oxide Electric Fields
Evaluation of electric field in the tunnel oxide below the nanoerystal is important 
because it varies depending upon the size of the nanoerystal and also the presence or 
absence of charges in it. It is evaluated based on the energy band balance as shown in 
Figure 4.4 and the procedure described in Ref. [19], which is reproduced below for the 
convenience of the reader. Based on the electrostatics, the various voltage drops in the 
structure are related by ‘z’ as given by:
Vg= Vox+ VgFB + Wb(Fi)   (4.5)
where Vg is the applied gate bias voltage. Vox is the voltage drop on the oxide, VgPB is the 
flat band voltage and v|/i(F,) is the surface band bending for a given electric field F,. 
Surface band bending in the n+ poly Si gate is assumed to be negligible because of heavy
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doping and is ignored in the flat band voltage calculation. The relation between Vox, Ft 
and the local 2D charge density, Qi, is given by:
r
V = F
\
d.
V
Si
y
+ Q (4.6)
y
where e* and zsi02 are the dielectric constants for bulk silicon and silicon dioxide, 
respectively.
Substmte
NC
Gate
E c
*■/
E,
Figure 4.4 A schematic energy band diagram versus position of the nanoerystal memory 
device for a gate voltage bias.
The electronic charge in the nanoerystals is assumed to be located in a plane in the 
nanoerystal at distance, a. J* from the nano-Si / tunnel oxide interface, with a satisfying 0 
< ûf < 1. The charge density, Qi, is given by:
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  (4 7 )
^ ‘‘ s i
where, i=  1, ,n represents the number of electrons in the nanocrystal and is
the cross sectional area of the spherical nanocrystal with diameter dst which is ^  .I t
is noted that charge density for the nanocrystals depends on the diameter for a given 
number of stored charges in the nanocrystals given by Eq. 4.7. Finally, the electric 
field, F,, under the nanocrystal is evaluated by solving Eqs. (4.5-4.7)
4.3.4 Carrier Dynamics
The carrier dynamics determination here closely follows that of Ref. [19]. The 
charging dynamics of the silicon nanocrystals due to tunneling is as follows. Let the total 
number of nanocrystals is N. Of the N nanocrystals, n_i are positively charged and no are 
neutral. A gate voltage, Vg, is applied at t=0. Due to Vg, some of the nanocrystals will be 
charged with one electron and the number of nanocrystals with one electron is 
represented as ni. Also, some of the positively charged nanocrystals will become neutral. 
The number of nanocrystals at any time will always satisfy the condition:
A7 =  I « ,
i= -l
04 8)
where /= - 1 represents a positive charge, i = 0 represents a neutral charge and i > 0 
represent i negative charges
During the time interval between time t and t +dt, the number of nanocrystals switching 
from state to state “/+7” is given by:
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i=-\ q
(4.9)
where m is the index for E intervals for i=l charge state.
Similarly, in the same time interval dt, the number of nanocrystals switching from state 
“i+7” to is given by:
m  J
-=o q
(4.10)
The total numbers of each type of nanocrystals (with -1,0 or 1 charge) switching states in 
time interval, dt, is given by:
dn̂  = dn, _  -  d n ^ -f- dn
" l - > 0 0 - > l - l - > 0
(4.11)
;=1
The net charging current for subband energy E, at time t, can be calculated as:
j ,  =  E  dn,
7=1
04 12)
where, 7  represents energy intervals.
4.3.5 Procedure for Calculating Current
The position of energy level, Ei, from the bottom of conduction band, Ec, of silicon 
nanocrystals is shown as a function of diameter of the silicon nanocrystals in Figure 4.3. 
It is noted that the position of Ec depends on the applied voltage and the number of
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charges in the nanocrystal. The density of nanocrystals as a function of diameter is 
shown in Figure 4.2. Combining the information from Figures 4.2 and 4.3 respectively, 
for any diameter of the nanocrystal, the position of energy level as well as its density is 
known which is shown in Figure 4.5, as the density of available energy levels, £,, as a 
function of energy level. Feeding currents into the nanocrystals, from the Si inversion 
layer is due to filling up of the energy level Ei and are computed using a the following 
procedure. For a gate voltage, Vg, the voltage drop on the oxide is calculated using Eq. 
4.5. From Eqs. 4.6 and 4.7, the electric fields, Fo, for neutral nanocrystals and F.i, for 
nanocrystals with a positive charge, are determined with i=0 and i=-l, respectively, in Eq. 
4.7.
After the first time step, dt, forward currents, J and J ^  , due to electrons filling
up of neutral nanocrystals and positively charged nanocrystals, respectively, are 
determined using Eq. 4.2. As a result some of the neutral nanocrystals get an electron and 
become negatively charged and some of the positively charged nanocrystals become 
neutral. The number of nanocrystals that have one electron is obtained by multiplying the 
feeding current density, , with the number of energy levels available, cross section area
of the nanocrystal and time per unit electron charge using Eq. 4.9. Similarly the number 
of positively charged nanocrystals that become neutral is obtained by multiplying the 
feeding current density, , with the number of corresponding energy levels available,
cross section area of the nanocrystal and time per unit electron charge using Eq. 4.9.
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Figure 4.5 Density of energy states available for charge storage as a function of energy of 
the silicon nanocrystals for the first quantum energy level, Ej.
Eq. 4.3 is used to determine the reverse current, _, due to tunneling of electrons
back into the substrate. As a result of reverse current, the number of neutral nanocrystals 
increases. This increase is obtained by a similar procedure as described for forward 
current, except that the feeding current density, , is multiplied by the number of filled
energy levels instead of available energy levels in the silicon nanocrystal. The number of 
nanocrystals having one electron, dnj, is determined using Eq. 4.11. The number of 
neutral nanocrystals is updated by taking the difference between the initial number of 
neutral nanocrystals and the number of nanocrystals having one electron and adding to it 
the number of positively charged nanocrystals that become neutral.
Once a nanocrystal is filled with an electron, it is assumed that the electron relaxes 
down to a trap energy level immediately which exists within the energy gap of the
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nanocrystal [24]. In the next time interval, current is not only due to electrons filling up 
remaining neutral nanocrystals, but also due to filling up of nanocrystals that already 
have one electron. The presence of an electron increases the electrostatic charging energy 
of the nanocrystal and is taken into account to calculate the electric field, Fi, for these 
nanocrystals from Eq. 4.6 using i=l in Eq. 4.7. The feeding current densities in both the 
forward and reverse directions and also the number of nanocrystals having two electrons 
are determined using a similar procedure as described above. The same procedure is 
repeated to obtain the number of nanocrystals having more than two electrons. Finally, at 
any time instance the net charging current is the total contribution due to filling up of 
nanocrystals with one or more electrons.
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CHAPTERS
RESULTS AND DISCUSSION
5.1 Charging Dynamics
Figure 5.1 shows schematic representation of the MGS capacitor structure, embedded 
with silicon nanocrystals, used by Busseret et al., [19] to explain the charging dynamics 
of silicon nanocrystal devices. The average diameter of the silicon nanocrystals is 5nm, 
the thickness of the tunnel oxide is 2.5 nm and the thickness of the control oxide is 5nm. 
The heavily doped, N++ regions, are called guard rings, they are used to feed the 
inversion channel with electrons very fast and the control gate is formed with n+ poly. 
The area of the capacitors is Imm^ Quasi- static capacitance and current measurements 
was done using a Keithley 595 quasi-static CV meter in dark at room temperature. The 
operation principles of this technique are explained in [25]. I v-s t measurement, was 
obtained using the procedure described as follows. Initially, a negative gate stress is 
applied to the structure to discharge electrons from the nanocrystals. The charging 
dynamics of the silicon nanocrystals is monitored in time at a fixed gate bias. The MGS 
structures embedded with nanocrystals, showed a voltage and time dependence. The drop 
in the current with time is due to that charging of nanocrystals which depends both on the 
electric field in the tunnel oxide and the density of electrons in the inversion channel.
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I v-s Vg measurement is done by using the following procedure. The voltage on the top 
gate is swept from -2 V to +2 V with a fixed voltage step of AY -  10 mV to study the 
charging of nanocrystals with the electrons. The current peaks at about 0.7 V, and is 
attributed to the charging of nanocrystals with electrons. It can be observed from the 
measured data, that the amplitude of the peak increases, when the voltage scan speed is 
faster.
JV++
I} dsi= S n m  
$  {ffb=3 ,Snm
N + +
?
Figure 5.1 A schematic representation of the MOS capacitor structure, embedded with 
silicon nanocrystals, used by Busseret et al. [19]
5.1.1 Results
Table 5.1 shows the list of parameters used in simulation. Current was obtained by 
using the procedure described in section 4.3.5. Current (I) versus time (t) plot for the 
nanocrystals filled with one, two, three electrons and the total current for a gate voltage 
of Vg = 1.5V is shown in Figure 5.2. Initially, the nanocrystals are charged with one 
electron and the current due to this process dominates. The number of neutral
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nanocrystals decays exponentially and as a result the current also falls off rapidly. At the 
same time, these nanocrystals become available to get filled with two electrons. Thus, the 
current due to filling up by the second electron begins to dominate after approximately
0.5s. Similarly the nanocrystals are charged with three electrons dominates after 
approximately 3s.
250
tot corr
E l
E2
?
S 200
I
6 1 5 0
I  100
— E3
Time (s)
Figure 5.2 Simulated results of current contribution due to storage of one, two and three 
electrons in the nanocrystals for a gate voltage o fV g = \  .5V.
Figure 5.3 shows I v-s t plot for three different gate voltages, Vg = 0.5V (below 
threshold) Vg = 0.7V and 1.5V (above threshold) respectively. The simulated results show 
an excellent fit with the experimental results for Vg = 0.7V and Vg = 1.5V. There is a 
mismatch of 1 pA/sq. mm for Vg= 0.5V, but it agrees qualitatively with the experimental
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results. For a gate voltage of Vg = 1.5 V, the nanocrystals with one two and three 
electrons contribute 35%, 35% and 30%, respectively, to the total current.
Vg Experimental Simulated
\
Time (s)
Figure 5.3 Comparison between experimental [19] and simulated results of total current 
as a function of time for Vg -  0.5 V, Vg = 0.7V and Vg = 1.5 V.
Figure 5.4 shows the current contribution from nanocrystals containing one, two and 
three electrons, measured after a delay time of 20s for various gate voltages. A tail 
current above a gate voltage of l.OV is clearly seen in all the curves, which is due to 
filling up of the lnm-2nm diameter particles. These nanocrystals can only be filled at 
higher gate voltages. The net current is the sum of all the three currents at any gate 
voltage and a factor of 1.25 is used to obtain a fit with the experimental results. This is 
the only fit parameter used in the entire model. Figure 5.5 shows the current versus 
voltage plot for three different delay times 20s, 30s and 50s respectively. The 
experimental and simulated results match very well. If contributions from nanocrystals
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filled with two or more electrons are ignored, the agreement between the simulation 
results and experimental results is very poor. Thus, the results clearly emphasize the 
importance of the effect of discrete quantum energy levels and the electrostatic charging 
energy of the nanocrystals due to the presence of electrons cannot be ignored, in the 
description of the charging dynamics these devices.
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Figure 5.4 Simulated results of current versus voltage plot for nanocrystals with one, two
and three electrons, respectively, after a delay time of 20s.
In summary, the following observations are made from the results of our model.
•  The effect of discrete quantum energy levels in the conduction band of the 
nanocrystals should be considered in the computation of total current.
• Nanocrystals can store more than one electron and the electrons are stored in the 
trap energy levels present in the energy gap of the nanocrystal. Number of
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electrons, a nanocrystal can store depends not only on diameter of the nanocrystal, 
but also on the number of charges present initially due to electrostatics.
The additional peaks observed in the experimental /  - Fare due to the filling up of 
smaller diameter nanocrystals with more than one electron at higher gate voltages.
0.25
20s
0.2
30s
30.15
50s
0.05
0.5 1.5
Vg(V)
Figure 5.5 Comparison between experimental [19] and simulated results of current versus 
voltage plot after delay times of 20s, 30s and 50s, respectively.
5.1.2 Conclusion
A model is presented extending the work of Busseret et al. [19] by including the 
presence of subband energy levels in nanocrystals and their influence on the charging 
dynamics of nanocrystal based FLASH memory devices. The total current decays 
exponentially with time at longer times. Our simulated results show an excellent fit with 
the experimental values for gate voltages, Vg = 0.7 V and Vg -  1.5 V. The discrepancy
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between the experimental values and simulated results for Vg = 0.5 V is about 1 
pA/sq.mm. When the simulated results o f l  - V are scaled by a factor of 1.25, they match 
the experimental results perfectly well for delay times of 20s, 30s and 50s respectively. In 
the current versus voltage curve, the additional peaks in the experimental results can be 
attributed to the filling up of smaller diameter nanocrystals with more than one electron at 
higher gate voltages based on the analysis of simulated results. It is to be noted that this 
model is fully physics based. The model is very flexible and can be employed to evaluate 
the charging dynamics for any type of nanocrystals embedded in any type of barrier 
layers.
Table 5.1 List of parameters used in simulation
Physical Constant Symbol Value
Free electron mass mo 9.1x10 " 'Kg
Effective mass of electron in silicon m s i 1.06 mo
Effective mass of electron in oxide m a x 0.36mo
Permittivity of free space £o 8.85 X 1 0 F/m
Permittivity of silicon ^s i 11.9 So
Permittivity of oxide £Si02 3.9 So
Planck’s constant h 6.625x10'^ J-s
Boltzmaim’s constant k 1.38x 10'^"eV/°K
Charge of electron 9 1.6x1 O'*" Coul
Barrier for electron h 3.1 eV
Temperature T 300 °K
Location of charge from interface a 1.0
Fit parameter used in I-V curve r 1.25
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5.2 Programming Time
The model developed in chapter 4 is used to obtain the programming time for a 
FLASH cell fabricated and characterized by Rao et al. [26]. The structure is similar to the 
nanocrystal FLASH memory cell shown in Figure 4.1. The thickness of the tunnel oxide 
is 4.5 nm and the thickness of the control oxide is 12 nm. Nanocrystals with three 
different diameters 3.6 nm, 6.2 nm and 12 nm having densities lO'^/cm^, SxlO'Vcm^ and 
2xlO'Vcm^, respectively were fabricated using LPCVD technique. A gate voltage of, Vg 
= 6 V, is applied on the control gate, the substrate is biased with a voltage of, Vb = -2V 
and Fd = 3.5 V is applied on the drain. The procedure to obtain the charges in the 
nanocrystal is described in chapter 4. The cell is programmed using Channel Hot Electron 
Injection mecheinism. As the gate voltage is applied on the control gate of the FLASH 
cell, electrons from the pinch off region near the drain end, turmel through the tunnel 
oxide and get stored in the nanocrystals. The electrons stored in the nanocrystals changes 
the threshold voltage, Vj, of the cell, the shift in the threshold voltage, AVx, of the cell 
which is calculated as:
€ ox V y
(5.1)
where, q is the charge of an electron, n is the number of electrons stored in the 
nanocrystal, tc is the thickness of the control oxide , t„c is the thickness of the nanocrystal, 
8ox is the permittivity of silicon dioxide and esi is the permittivity o f silicon. The number 
of charges tunneling into the nanocrystal saturate with time. The experimental results
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obtained by Rao et al. [26], are shown in Figure 5.6; it shows the change in threshold 
voltage for different diameter nanocrystals with various densities as a function of 
charging time.
5.2.1 Results
The structure described in section 5.2, was simulated using the model developed in 
chapter 4 and the results of AVj versus programming time are shown in Figure 5.7, 
Figure 5.7 and Figure 5.8 respectively for Si nanocrystals of diameter 3.6 nm, 6.2 nm and 
12 nm respectively. For simulation, the density of nanocrystals in the model is defined 
with a distribution of ±lnm about the peak diameter given in the experimental results. A 
fit parameter is used for the density to obtain a match with the experimental results. Table
5.2 shows the list of parameters used in the simulations.
5.2.2 Conclusion
From the simulation results, it is observed that 3.6 nm diameter nanocrystals can 
store only 2 electrons, 6.2 nm nanocrystals can store 4 electrons, whereas the 12nm 
nanocrystals can store upto 14 electrons. Once a smaller diameter nanocrystal is charged 
with a few electrons, its electrostatic energy increases, which makes the electric field on 
the tunnel oxide less favorable for further tunneling of electrons into the nanocrystal. For 
the same number of electrons, the increase in electrostatic charging energy is very high 
for the smaller diameter nanocrystals compared to the larger diameter nanocrystals. Due 
to this, the larger diameter nanocrystals can store more electrons than the smaller ones. 
Hence, it is advantageous to have larger diameter nanocrystals to obtain a better threshold 
voltage window between the programmed and erased states. At the same time, it is 
disadvantageous because of charge loss through defects formed in the tunnel oxide after
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several programming/erase cycles. The number of nanocrystals per cell is less for larger 
diameter nanocrystals. Because more electrons per cell are lost due to defects, the effect 
is a reduced threshold voltage window between the programmed and erased state.
It is also observed that the programming time simulations results are very 
sensitive to the tunnel mass parameter in the oxide, mox- Figure 5.9, shows the threshold 
voltage v-s programming time for a nanocrystal FLASH cell embedded with 12nm 
diameter nanocrystals for various tunnel mass parameters. Based on the results o f AVx 
and tunnel mass dependence for a particular diameter, a smaller turmel mass for electrons 
was used in our simulations to obtain a good fit with the experimental results. A smaller 
value of turmel mass can be justified in this case as the electrons that turmel are hot 
electrons which do not belong to the thermodynamic system of the lattice. Additionally, 
they have very high kinetic energy and therefore are affected by the crystal potential 
differently compared to the electrons with thermal energy which belong to the bottom of 
the conduction band. In general, it is reported from the literature that turmel mass is used 
as a fit parameter [27-29] to explain the charging dynamics of such MOS capacitor 
structures. A smaller value of turmel mass is attributed to the defects present at the 
nanocrystal turmel oxide interface.
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Table 5.2 List of parameters used to obtain the programming time simulations with tunnel
mass 7Wox=0.075*/«o, NsuV= 6xl0'^/cm"
Diameter Rao et al. [26] ScalingFactor
Simulated
values
No. o f  electrons 
per nanocrystal
3.6iun lO'^/cm^ 3.5 4xl0*^/cm^ 2
6.2mn 8x10“ / cm^ 2.5 2xl0'^/cm^ 4
12nm 2x10“ / cm^ 2.5 5x10“ /cm^ 14
Vg=GV,Yd=3^V,Vÿ='2V
S 6 l 1/cmP 
62A 2 e 1 1 /c r r#  
12DA
iim il— u . un  III— 1 1,11 mil i i i i i i i i i i i n i m i
I0l2fcm^, 36A
N anocrystal d en sity  
and  W m  a s  show n
iuL
1 0 ' 10T' 10
(a )  Tim e (sec)
Figure 5.6 HCI program for devices with 4.5 nm tunnel oxide and 12 nm control oxide, 
with different nanocrystal deposition [26]
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Figure 5.7 AVt versus programming time from simulation for 3.6 nm diameter particles 
with a density of 10^ /̂cm^
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Figure 5.8 AVt versus programming time from simulation for 6.2 nm diameter particles 
with a density of 8x10* Vcm^
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Figure 5.9 AVt versus programming time from simulation for 12 nm diameter particles
with a density of 2x lO'Vcm
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Figure 5.10 Impact of turmel mass on the AVt versus programming time simulation for 
12nm diameter nanocrystals.
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5.3 Effect o f Device Parameters on Programming Speed
The flash memory cell structure similar to the one described in Figure 2.1 was used to 
study the following effects:
1. effect of gate voltage on programming speed
2. effect of drain voltage on programming speed
3. effect of density of the nanocrystals on programming speed
4. effect of size of the nanocrystals on programming speed
5. effect of varying the properties of the control dielectric a) material and 
b) thickness on programming speed
6. effect of varying the thickness of tunnel oxide on programming speed.
In all the simulations, the nanocrystals are assumed to be spherical and made of silicon. 
The dielectric material is silicon dioxide unless specified. The average diameter of 
nanocrystals is 5nm, the thickness of the turmel oxide (dj^ is 4nm and the thickness of 
control oxide {df^ is lOnm. The density of nanocrystals is IxlO’ /̂cm .̂ A threshold 
voltage shift of 0.3V is assumed as a required voltage to differentiate between the two 
logic states ON and OFF [30] for the flash memory cells.
5.3.1 Effect of Gate Voltage on Programming Speed
Simulation results of threshold voltage shift versus time characteristics for various 
gate voltages are shown in Figure 5.11 along with experimental results of R.A. Rao et al. 
[31]. Experimental results obtained by R.A. Rao et al. [31], for a flash cell fabricated 
with the above mentioned parameters, are shown as discrete symbols in Figure 5.11.
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Figure 5.11 Simulation and experimental results [31] for shift in Fr versus programming 
time for various gate voltages at a drain voltage, Vd = 2.5V
Table 5.3 Breakdown voltage as a function of tunnel oxide thickness for silicon dioxide
Oxide
Thickness
(nm)
Breakdown
voltage
(V)
Maximum Electric 
field  
(MV/cm)
1 3 1 3.33
2 4 2.5 6.25
3 5 3.7 7.4
4 6 5 8.33
5 7 6 8.57
6 8 7 8.75
7 9 7.5 8.33
8 10 8 8
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Three different gate voltages, Vg= 8.5V, Fg= 10.5V and Vg = 12V, are applied to the 
flash cell and the drain voltage is kept constant at Vj -  2.5V. The initial value of the 
threshold voltage of the flash cell. Fro, is 2.5V. During programming, the nanocrystals 
are charged with electrons due to the control gate voltage and the threshold voltage of the 
flash cell increases. The change in the threshold voltage of the flash cell from its initial 
value as a function of time was obtained from the simulations. A threshold voltage shift 
of AFr= 0.5V is obtained after 0.2ps, 4ps and lOOps for gate voltages of Fg = 12V, Fg = 
10.5V and Fg = 8.5V respectively. The experimental and simulation results agree well for 
all the three gate voltages. It is clearly observed that the programming of flash cell is 
faster at higher gate voltages. This is because of the high field in the tunnel oxide which 
favors tunneling of more number of electrons from the substrate into the nanocrystals. 
The data in Table 5.3, shows the breakdown fields which are in the range of 3 MV/cm -9 
MV/cm for various tunnel oxide thickness in the range of 3nm-10nm respectively [32]. 
For the gate voltages used in our simulations and experiments of R.A. Rao et al. [31], the 
electric fields in the tunnel oxide are smaller than the breakdown field.
5.3.2 Effect of Drain Bias on Programming Speed
Simulation results of threshold voltage shift versus time characteristics for various drain 
voltages are shown in Figure 5.12 along with experimental results of R.A. Rao et al. [31]. 
The symbols represent the experimental results and the lines represent simulated results. 
It is clearly observed that the simulated results perfectly match with the experimental 
results. For a gate voltage of Fg =10V and drain voltage of 3.5V, Fd= 4.0V and Fd= 
4.5V, a threshold voltage shift of IV is obtained after 0.2ps, 1.5ps and lOps respectively. 
The voltage on the drain is used to generate hot carriers in the pinch off region under the
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gate. Higher the drain voltage, the electrons gain higher kinetic energy to surmount the 
oxide barrier and faster is the programming speed. The expressions for the charging 
current do not have drain voltage dependency directly. This effect was incorporated in 
our model by a variable tunnel mass parameter for electrons in the oxide, niox, which was 
varied as a function of drain voltage and the values used in the simulation to obtain the 
best fits shown in Figure 5.12 are listed in Table 5.4. It is noted that the fitted tunnel mass 
parameter decreases with the increase in drain voltage. In other words, the higher is the 
drain voltage, the larger is the temperature of the hot electron and the smaller is the 
tunnel mass.
SimEipt
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Figure 5.12 Simulation and experimental results [31] for shift in f r  versus programming 
time for various drain voltages at a gate voltage, Fg = lOV
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Table 5.4 Tunnel mass parameters used in the simulation for various drain voltages
Drain 
Voltage Vd 
(V)
Tunnel
mass
parameter
(mox/mo)
1 2.5 0.1175
2 3.5 0 . 1 1
3 4.0 0.0875
4 4.5 0.0775
5.3.3 Effect of Density of Nanocrystals on Programming Speed
The model is used to study the effect of varying the density of nanocrystals embedded 
in the oxide layer. Three different densities of nanocrystals, 5x10* Vcm ,̂ lxlO*^/cm^ and 
1.5xlO*^/cm^ which correspond to 10%, 20% and 30% of the gate area respectively, are 
considered for the simulations. Densities resulting in higher fraction coverage area of 
silicon nanocrystals are ignored because of the possible tunneling of electrons between 
the nanocrystals. A voltage of Vg= 6 V and Vd= 3.5V is applied on the control gate and 
the drain respectively. The shift in the threshold voltage as a function of programming 
time for various nanocrystals densities is shown in Figure 5.13. The following 
observations can be made from the Figure 5.13:
a. A threshold voltage shift of IV is obtained after programming for 0.4 ps, 0.8 ps 
and 3 ps for 5xlO*'/cm^, lxlO*^/cm^and 1.5xlO*^/cm^, respectively.
b. The shift in threshold voltage after programming for lOps is 0.75V, 1.5V and 
2.25V for5xlO’*/cm ,̂ lxlO*^/cm^ and 1.5xlO*^/cm^, respectively, indicating that the 
shift varies linearly with density. As the density of nanocrystals embedded in the
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oxide is increased, more number of electrons is stored per unit area, which causes a 
higher shift in the threshold voltage as indicated by Eq. 5.1.
K=5ell/cin2
K=lel2/cm2
N“ 1.5el2/cm2
10 10 1 0Time (s)
Figure 5.13 Simulation results for shift in Vr versus programming time for various 
densities of nanocrystals when drain voltage, Vd= 3.5V and gate voltage, Vg= IOV
5.3.4 Effect of Size of Nanocrystals on Programming Speed
Simulation results for the shift in Er as a ftinction of programming time, for various 
diameters of the nanocrystals, is shown in Figure 5.14. Nanocrystals with two different 
diameters, 5nm and lOnm, having the same coverage area, i.e., 20% of the gate area, are 
used in simulation. This is done by using two different densities to maintain the same 
coverage area. A voltage of Vg = 6 V and Vj ^  3.5V is applied on the gate and drain, 
respectively. A threshold voltage shift of IV is obtained after 0.75 ps and 1.2 ps for 5nm
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and lOnm, respectively. Similarly, after programming for 10 ps, the AVt was observed to 
be 2.75V and 2.4V for 5nm and lOnm, respectively. From the simulation results, it is
d$i=10nin 
 dsi=5nm3.5
2.5
>
>
1.5
0.5
,-7
Time (s)
Figure 5.14 Simulation results for shift in V% versus programming time for two different 
sizes of nanocrystals when drain voltage, Vd= 3.5V and gate voltage, Vg = lOV
observed that the 5nm diameter nanocrystals can hold upto a maximum of 5 electrons per 
nanocrystal, whereas the lOnm nanocrystals can hold a maximum of 14 electrons per 
nanocrystal. Since, the density of lOnm nanocrystals is smaller compared to the 5nm 
nanocrystals, the overall shift in the threshold voltage as a function of time is less for 
lOnm particles. In order to achieve faster programming speed, smaller diameter 
nanocrystals with a reasonable density should be used. They offer two advantages: First, 
they have larger AFrfor a given programming time. Secondly, in the presence of defects 
in the tunnel oxide, which may be formed after several program/erase cycles, less stored 
charges per unit area are lost compared to the bigger diameter nanocrystals.
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5.3.5 Effect of Varying Control Dielectric Parameters on Programming Speed
5.3.5.1 Material Effect
To evaluate the effect of control dielectric material on the programming speed, the 
structure similar to Figure 2.1 is simulated except that the thickness o f the tunnel 
dielectric, djb, is chosen as 5nm. The simulated results of change in the threshold voltage, 
Vt, as a function of programming time, for various dielectric materials listed in Table 5.5, 
are shown in Figure 5.15. For a gate voltage of Vg = 6 V and drain voltage of Vd = 2.5V, a 
threshold voltage shift of IV is obtained after 30ps, 0.8ms, 2ms and 500ms for TazOg, 
AI2 O3 , Si3N4  and SiOi, respectively. From Figure 5.15, it is obvious that the 
programming speed depends on the permittivity of the control dielectric material. For a 
given gate voltage, when a high-k material is used as the control dielectric, most of the 
voltage drops across the tunnel dielectric and less voltage drops across the control 
dielectric. As a result, the electric field at the tunnel oxide-semiconductor interface is 
favorable for tunneling of more number of electrons into the nanocrystals. Due to this, 
charging of nanocrystals occurs at a faster rate resulting in increased programming speed. 
In all these simulations, it was made sure that the gate voltage used will not result in the 
breakdown of tunnel dielectric layer and also, a very thin layer of silicon dioxide is 
present in between the nanocrystals and control dielectric. This is done to assure that the 
quality of the interface between them is good. The effective dielectric constant of the 
sandwich structure will be slightly different and its influence is ignored in simulations.
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Figure 5.15 Simulation results for shift in Vt versus programming time for different 
control dielectric materials when drain voltage, F^= 3.5V and gate voltage, F g- lOV
Table 5.5 Relative permittivity of various materials used as control dielectric
S. No Material £r
1 SiO: 3.9
2 Si3N4 7.8
3 AI2O3 9
4 Ta2 0 s 25
65
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
5.3.5.2 Thickness Effect
Simulation results for shift in Vt as a function of programming time, for various 
thicknesses of the control dielectric, is shown in Figure 5.16. For a gate voltage of Vg = 
6 V and drain voltage of Vj = 3.5V, a threshold voltage shift of IV is obtained after 0.5ps, 
l|is  and 2ps for 8 nm, lOnm and 12nm, respectively. It is observed from the Figure 5.16, 
that programming speed increases with decreasing control oxide thickness. The 
programming speed decreases by a factor of 2  for an increase of 2 nm thickness of control 
oxide. Also, it is observed that after lOps of programming, the shift in Vr for all the 
thicknesses saturates around 3V, indicating the maximum number of stored charges in the 
nanocrystals. The thickness of control oxide must be carefully chosen to achieve higher 
programming speed and simultaneously, lower tunneling of stored electrons from the 
nanocrystals into the control gate.
— dgf=8um 
""”d{b=12nm 
 dfb=16um
1.5
0.5
Figure 5.16 Simulation results for shift in Vt versus programming time for various 
thicknesses of control oxide at a drain voltage, V^= 3.5V and gate voltage of, Fg= lOV
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5.3.6. Effect of Tunnel Dielectric Thickness
Simulation results for the shift in Vj as a function of programming time, for various 
thicknesses of the tunnel dielectric, is shown in Figure 5.17. A threshold voltage shift of 
IV is obtained after 0.1 ps, 1 ps and 10ms for tunnel oxide thickness of 3nm, 4nm and 
5nm respectively for a gate voltage of Fg= 6 V and Vd = 3.5V. From Figure 5.18, it is 
observed that the programming speed decreases with the increase in the thickness of the 
tunnel oxide because of the reduced electric field in tunnel oxide, which is responsible for 
tunneling of electrons into the nanocrystals. Due to smaller electric field, less number of 
electrons tunnel into the nanocrystals causing a lower shift in threshold voltage. Thicker 
tunnel oxides are good for reliability and retention of the stored charges. But thicker 
tunnel oxides result in slower programming speed.
■ dfb=3nm 
“ " “ dlb=4nm 
'“ •"■dn)=5nm2.5
1.5
0.5
Time (s)
Figure 5.17 Simulation results for shift in Vt versus programming time for various 
thicknesses of tunnel oxide, when drain voltage, 3.5V and gate voltage, Fg= lOV
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5.3.7 Summary
• Simulation results for the shift in Vt as a function of programming time, for 
various gate and drain voltages is shown in Figure 5.18. Presenting the 
programming speed information for various gate voltages and drain voltages 
in the same figure is a useful tool for designers and hence an attempt is made 
here. Typically, a threshold voltage shift of 0.3V is required to differentiate 
the two different logic states. A series of simulations were carried out for Vd = 
2.5V and Vd = 4.5V, Vg versus programming time characteristics obtained for 
threshold voltage, Vt, changes of 0.3V, 0.5V and IV are presented in Figure 
5.18. It is observed from the Figure 5.18, that the programming speed 
increases with increasing gate and drain voltages. For a gate voltage of Vg = 
lOV and a drain voltage of Vd = 4.5V, a Vt shift of 0.3V is obtained after 
1 0 ns, whereas for the same gate voltage and a lower drain voltage of Vd = 
2.5V, a Vt shift of 0.3V is achieved only after Ips. In general, the 
programming speed is observed to be 1 0 0 0  times faster at higher drain voltage 
Vd = 4.5V compared to lower drain voltage Vd = 2.5V. Similarly, for a drain 
voltage of Vd =2.5V and a gate voltage of Vg = lOV, a Vt shift of 0.3V is 
obtained after 0.5ps whereas for the same drain voltage and a lower gate 
voltage of Vg = 6 V, a Vt shift of 0.3 V is achieved only after lOps. Similarly, if 
programming time is the criteria, then the corresponding gate and drain 
voltages must be chosen. As an example, if the programming time required is 
100ns, then a combination of a gate voltage of Vg = 6 V and a drain voltage of 
Vd = 4.5V or a gate voltage of Vg = 9V and a drain voltage of Vd -  4.5V can be
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chosen, depending on the availability of on-chip voltages. In general, higher 
gate voltages increase the programming speed, but it must be ensured that the 
voltage is less than the breakdown voltage of the dielectric material.
square Vt=0.3V 
cii'cle Vt=0.5\" 
star Vt=lV
Vd=2.5
£
Vd=4.5
amL
10
Time (s)
Figure 5.18 Simulation results for Vg versus programming time for shifts in threshold 
voltage, Vt, of 0.3V, 0.5V and l.OV, respectively, for drain voltages of F^=2.5V and V j 
=4.5V
• Increasing the density o f nanocrystals embedded in the oxide increases the 
shift in threshold voltage for a given programming time, because more 
number of electrons is stored per imit area. It must also be ensured that the 
density is not high enough to cause the tunneling of stored charges between 
the nanocrystals or the reverse tunneling of electrons into the substrate.
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• In order to achieve faster programming speed, smaller diameter nanocrystals 
with a reasonable density should be used. They offer two advantages: First, 
they have larger A Fr for a given programming time. Secondly, in the presence 
of defects in the tunnel oxide, which may be formed after several 
program/erase cycles, less stored charges per unit area are lost compared to 
the bigger diameter nanocrystals.
•  When a high-k material is used as the control dielectric, charging of 
nanocrystals occurs at a faster rate resulting in increased programming speed.
•  It must be ensured that the quality of the interface between the nanocrystals 
and control dielectric is good. This can be achieved by depositing a thin tunnel 
oxide layer and forming a sandwich structure between the oxide layer and 
control dielectric.
•  The thickness of control oxide must be carefully chosen to achieve higher 
programming speed and simultaneously, lower tunneling of stored electrons 
from the nanocrystals into the control gate.
•  Thicker turmel oxides are good for reliability and retention of the stored 
charges. But thicker tunnel oxides result in slower programming speed.
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CHAPTER 6
PROPOSED FABRICATION TECHNIQUES
Nanocrystals can be grown using Stransky- Kastranov[33], LPCVD [20], low energy 
ion implantation [34] techniques etc. These techniques result in a broad distribution in 
size, distributed in several nanometers depending on the growth conditions. Since the size 
of the nanocrystal determines its device characteristics, precise control is required to 
obtain smaller programming and erase windows.
Template based fabrication of nanostructures using porous anodic alumina is a very 
well established technique. Aluminum, when anodized (oxidized) under controlled 
conditions, forms a porous material [35]. The pores are arranged in a periodic hexagonal 
pattern similar to honey comb structure. The size of the pores can be controlled from 4- 
lOO’s of nm while thickness of the template can be several microns deep. The density of 
the pores can be greater than 10*V cm^. The diameter of the pores, the distance between 
them depends on the conditions of anodization and the thickness o f the template depends 
on the time of anodization. Nanowires and Nanodots are grown inside the alumina 
template using both bottom-up and top down approaches. Electro-deposition techniques 
have been used to make a variety of nano wires and dots as a bottom up approach [36]. In
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the top down approach, the porous alumina template is used as mask and the underneath 
material is etched selectively using Reactive ion etching (RIE) technique [37]. In this 
proposal, we propose the application of porous alumina template as a mask for the 
fabrication of nanocrystals with precise control over its size and location on the substrate.
6 . 1 Anodization of Alumina
Anodization of aluminum under controlled conditions forms a porous material. The 
pores are distributed in a periodic hexagonal array pattern on the surface similar to honey 
comb structure as shown in Figure 6.1 [38]. The size of the pores and the distance 
between them can be controlled precisely. The thickness of the template can be several 
microns deep. Anodization of aluminum is done using constant current or constant 
voltage mode. The size of the pores depends on the current density and the voltage 
determines the periodicity of the distribution of pores. More details about anodization can 
be obtained from [39].
Pore
Mumrina
CeM Wall
Figure 6.1 A schematic top and cross sectional views of the hexagonal arrays of pores 
formed in porous alumina template
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6.2 Fabrication of Nanocrystals Using Porous Alumina Mask
The periodic pores formed on the surface of aluminum by anodization, are used as a 
mask for the fabrication of nanocrystals with very good and fine control on size. 
Aluminum of thickness, 20 nm-30 nm, is deposited on a silicon wafer that has a very thin 
thermally grown oxide layer of 2 nm-3 nm. The wafer is then anodized to form periodic 
pores. The barrier layer present at the bottom of the alumina layer is removed. The 
periodic pattern of the pores is transferred onto the silicon dioxide layer using plasma 
etch technique. After this alumina template is also removed by plasma etch. The pores 
formed on the surface of the silicon dioxide due to etching are expected to be favorable 
locations for the heterogeneous nucléation of nanocrystals. Since the size and periodicity 
of pores in alumina template can be controlled, very good and fine control on the size and 
periodicity of the nanocrystals can be achieved using this technique. A flow chart of the 
process described above is shown sequentially in Figure 6.2.
6 . 3 Conclusion
In conclusion, the application of periodic arrays in porous alumina for the fabrication 
of nanocrystals is explained. Nanocrystals grown by this technique are expected to 
exhibit better periodicity and uniformity of size compared to other techniques. The 
diameter and position and hence the density of the nanocrystals can be controlled by 
changing the conditions of anodization.
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Figure 6.2 A flow chart illustrating the fabrication of Si- Nanocrystals using alumina 
template technique, a) p-Si wafer with thermally grown oxide of 2nm thick b) aluminum 
deposited on oxide grown wafer c) structure after anodization d) structure after RIE in 
BCI3/CCI4 e) silicon nanocrystals embedded in thin layer of oxide f) nanocrystals coated 
with control oxide g) metal deposition
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CHAPTER 7
CONCLUSIONS AND FUTURE WORK
A fully physics based model to describe the charging dynamics of emerging silicon 
nanocrystal flash memory cells was developed. The model includes the quantum 
confinement effects, which arises due to the size of the nanocrystals. The increase in 
charging energy of the nanocrystals during dynamic conditions, such as programming 
was taken into account. The model has only two fit parameters, a constant pre­
multiplying factor to change the density o f the nanocrystals and the tunnel mass 
parameter, niox. The same model was also used to explain the Hot Carrier Injection based 
programming by changing only the tunnel mass parameter, rriox- The simulation results to 
explain the programming speed from the proposed model was compared with the 
experimental results obtained by Busseret ei a/.,[19], Rao et a l [26] and R.A. Rao et al 
[31]. The simulation results showed an excellent agreement with all the experimental 
results. The model was also used to study the effects of changing the device parameters 
on programming speed. The model can be used to design device parameters and 
operating voltages targeting specific applications that need either low voltage for 
programming or fast programming speeds. Some fabrications techniques are also 
proposed to achieve uniform size nanocrystals, because the size of the nanocrystals also 
determines the programming speed at a given gate and drain voltages.
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In future, the developed model can be used to:
• model the effect of using various nanocrystal materials on programming 
speed.
• model the erase characteristics of the flash memory cells.
• develop a comprehensive CAD tool that can be used to model the dynamic 
characteristics of flash memory cells for applications with specific 
requirements.
76
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
BIBLIOGRAPHY
1. Pavan. P, Larcher. L and Marmiroli.A, “Floating Gate Devices; Operation and 
Compact Modeling”, Kluwer Academic, 2004.
2. M. Lenziger and E.H. Snow, “Fowler-Nordheim tunneling into thermally grown 
SiOa”, J. Appl. Phys., vol. 40, no.l,PP- 278-283, 1969
3. Horiguchi, N.; Usuki, T.; Goto, K.; Futatsugi, T.; Sugii, T.; Yokoyama, N., “A 
Direct Tunneling Memory (DTM) utilizing novel floating gate structure”. 
Electron Devices Meeting, 1999. lEDM Technical Digest. International 
Volume , Issue , 1999 Page(s): 922 - 924
4. Bude, J.D.; Frommer, A.; Pinto, M R.; Weber, G.R., “EEPROM/flash sub 3.0V 
drain-source bias hot carrier vmting”. Electron Devices Meeting, 1995., 
International Volume , Issue , 10-13 Dec 1995 Page(s):989 -  992
5. Bude, J.D.; Pinto, M.R.; Smith, R.K., “Monte Carlo simulation of the CHISEL- 
Flash memory cell”, IEEE Transactions on Electron Devices, 
Volume 47, Issue 10, Oct 2000 Page(s):1873 - 1881
6 . Brown. W and Brewer. J, “Nonvolatile Semiconductor Memory Technology”, 
IEEE Press, Piscataway, NJ, 1998.
7. Pavan, P.; Bez, R.; Olivo, P.; Zanoni, E., “Flash Memory cells-An Overview”, 
Proceedings of the IEEE, Volume 85, Issue 8 , Aug 1997 Page(s):1248 -  1271.
77
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
8. S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E.F. Crabbe, K. Chan , “A silicon 
nanocrystals based memory”, Appl. Phys Lett., vol. 68, pp.1377-1379,1996.
9. S. R. Ovshinsky, “Reversible Electrical Switching Phenomena in Disordered 
Structures”, Phys. Rev. Lett., 21, 1450 (1968).
10. R. E. Scheuerlein., “Magneto-resistive IC memory limitations and architecture 
implications”. In Proceedings of the International Nonvolatile Memory 
Technology Conference, pages 47-50, May 1998.
11. Keshavan, B.V.; Lin, H.C., “MONOS memory element”. Electron Devices 
Meeting, 1968 International Volume 14, Issue, 1968 Page(s): 140 -  142.
12. De Salvo, B.; Fernandes, A.; Ghibaudo, G.; Guillaumot, B.; Baron, T.; Reimbold, 
G. “Investigation of dynamic memory effects in Si-dot devices”. Proceeding of 
the 30th European Volume , Issue , 11-13 September 2000 Page(s): 280 -  283.
13. B. De Salvo, G. Ghibaudo, G. Guillaumot, T. Baron, D. Mariolle, G. Reimbold, 
“Investigation of charging/discharging phenomenon in nanocrystal memories”. 
Proceedings of the Silicon Nanoelectronics Workshop, Honolulu, HI, 2000.
14. De Salvo B.; Ghibaudo G.; Pananakakis G.; Guillaumot B.; Baron 
T., “Investigation of charging discharging phenomenon in nano-crystal 
memories”, Superlatt. Microstruct, vol. 28, no 5-6, pp 339-344, 2000.
15. De Salvo, B.; Ghibaudo, G.; Pananakakis, G.; Masson, P.; Baron, T.; Buffet, N.; 
Fernandes, A.; Guillaumot, B., “Experimental and Theoretical Investigation of 
Nano-crystal and Nitride Trap Memory Devices”, IEEE Transactions on Electron 
Devices, Volume 48, Issue 8, Aug 2001 Page(s):1789 - 1799 .
78
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
16. W. Shockley and W.T. Read, “Statistics of the recombination of holes and 
electrons”, Phys. Rev., vol. 87, no.5, pp.62-69,1952.
17. Busseret C, Souifi A, Baron T, Guillot G, Semeria M. N, Gautier J. “Discharge 
Mechanisms modeling in LPCVD silicon nanocrystals using C-V and capacitance 
transient techniques”, Superlatt. Microstruct 200;28:493-500.
18. C. Busseret, S. Ferraton, L. Monte's, J. Zimmermann, “Busseret “Granular 
description of charging kinetics in silicon nanocrystal memories”, Solid-State 
Electronics Vol. 50, Issue 2 , February 2006, Pages 134-141.
19. Busseret, C.; Ferraton, S.; Montes, L.; Zimmermann, J. “A Three-Charge states 
model for silicon nanocrystals nonvolatile memories ”, IEEE Transactions on 
Electron Devices, Volume 53, Issue 1, Jan. 2006 Page(s): 14 -  22.
20. T. Baron, F. Mazen, C. Busseret, A. Souifi, P. Mur, F. Foumel, M. N. Semeria, H. 
Moriceau, B. Aspard, P. Gentile and N. Magnea, “Nucléation control of CVD 
growth silicon nanocrystals for quantum devices,” Microelectron. Eng.,vol. 61- 
62, pp. 511-515, 2002.
21. S. Ferraton, L. Montés, A. Souifi, and J. Zimmermann, “Evidence of room 
temperature charging effects of silicon nanocrystals inside metal-oxide- 
semiconductor capacitors using feedback charge measurements”, 
Microelectron.Eng., vol. 67-68, pp. 858-864,2003.
22. P. Harrison, “Quantum Wells, Wires and Dots - Theoretical and Computational 
Physics”, John Wiley & Sons, Ltd., New York, 2000.
79
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
23. M. Depas, B. Vermeire, P. W. Mertens, R. L. Van Meirhaeghe and M. M. Heyns” 
Determination of tunneling parameters in ultra thin oxide layer Poly -Si/SiOi/Si 
structures ” , Solid State Electronics, Vol. 38, No. 8, pp, 1465-1471. 1995.
24. G. Rosenman, D. Aronov, M. Molotskii, Ya. Roizin, A. Heiman, Y. M. Wan, and 
R. de Blank “Exoelectron emission from silicon nanocrystals”, J. Appl. Phys. 99, 
056101 (2006).
25. Ferraton S, Monte's L, Souifi A, Zimmermann J., “Charge dynamics of silicon 
nanocrystals in MOS capacitors,” Microelectron. Eng., vol. 73-74, pp. 741-745, 
2004.
26. R.A. Rao, H P. Gasquet, R.F. Steimle, G. Rinkenberger, S. Straub, R. Muralidhar, 
et al. “Influence of silicon nanocrystal size and density on the performance of 
nonvolatile memory arrays” Solid-State Electronics 49 (2005) 1722-1727.
27. A. Schenk and G. Heiser, “Modeling and simulation of tunneling through ultra 
thin gate dielectrics” J. Appl. Phys. 81 (12), 15 June 1997, 7900-7908.
28. Stadele, M.; Sacconi, F.; di Carlo, A.; Lugli, P., “Enhancement of the effective 
tunnel mass in ultrathin silicon dioxide layers, ”J. Appl. Phys, Vol 93, Number 5, 
2681-2690.
29. Vaibhav G. Marathe, Naresh Chandani and Nandita DasGupta, “Effect of 
oxidation temperature on the quality and reliability of ultrathin gate oxide” Thin 
Solid Films 504 (2006) 126 -  128.
30. Hanafi, H.I.; Tiwari, S.; Khan, I. “ Fast and Long Retention-Time Nano-Crystal 
Memory”, IEEE Transactions on Electron Devices, Volume 43, Issue 9, Sep 1996 
Page(s):1553-1558.
80
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
31. R. A. Rao, R. F. Steimle, M. Sadd, C. T. Swift, B. Hradsky, S. Straub et al, 
Silicon nanocrystal based memory devices for NVM and DRAM applications, 
Solid-State Electronics 48 (2004) 1463-1473.
32. C. Hu, “ Gate Oxide Scaling Limits and Projection”, International Electron 
Devices Meeting, 1996., 319-322, 8-11 Dec 1996, San Francisco, CA, USA
33. Nikiforov, A. L; Cherepanov, V. A.; Pchelyakov, O. P., “Investigation of Ge Film 
Growth on the Si(lOO) Surface by Recording Diffractometry”,' Semiconductors, 
Volume 35, Issue 9, September 2001, pp.988-991
34. P.Normand,D. Tsoukalas, E. Kapetanakis, J.A. Van Den Berg. D.G. Armour, J. 
Stoemenos, “Silicon nanocrystal formation in thin thermal-oxide films by very- 
low energy Si^ ion implantation”. Microelectronic Engineering, Volume 
36, Number 1, June 1997, pp. 79-82(4)
35. (a) Diggle, J. W.; Downie, T. C.; Goulding, C. W. Chem. Rev. 1969, 69, 365. 
(b) Li, F.; Zhang, L.; Metzger, R. M. Chem. Mater. 1998,10,2470.
36. H. Zeng, R. Skomski, L. Menon, Y. Liu, S. Bandyopadhyay, and D. J. Sellmyer, 
“Structure and magnetic properties o f ferromagnetic nanowires in self-assembled 
arrays”, Phys. Rev. B 65, 134426 (2002)
37. Ik Hyun Park, Jang Woo Lee, and Chee Won Chung, “Formation of Si 
Nanostructures Using Dry Etching with Self-Organized Metal Oxide Nanopillar 
Masks, Integrated Ferroelectrics, 78: 245-253, 2006
38. O. Jessensky, F. Müller, and U. Gosele, “Self organized formation of hexagonal 
pore arrays in anodic alumina”, App. Phys. Let., vol 72, Issue 10, 1173-1175, 
1998.
81
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
39. P.B. Sines, Fabrication of Thin Film Nanoscale Alumina Templates, M.S. Thesis, 
West Virginia University, Morgantown, West Virginia, 2001
82
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
VITA
Graduate College 
University of Nevada, Las Vegas
Pavan V Singaraju
Address:
4210 Cottage Cir Apt#3
Las Vegas, Nevada 89119
Degrees:
Bachelor of Technology, Electrical and Electronics Engineering, 2001
Jawaharlal Nehru Technological University, India
Master of Science, Electrical Engineering, 2004
University of Nevada, Las Vegas
Special Honors and Awards:
1. Member Tau Beta Pi
2. Member Phi Kappa Phi
3. 2"  ̂best paper award, ANS Student Conference, April 2005, USA.
4. Best paper award. Int. Conf. on MEMS and Semi. Nanotechnology, Dec. 2005, India
Journal Publications:
1. Pavan Singaraju and Rama Venkat,” Quantum mechanical modeling of
programming time of Nanocrystal Flash Memory cells”, Physica E: Low­
dimensional Systems and Nanostructures, (In Review)
2. Pavan Singaraju and Rama Venkat, “Physics based modeling of charging
dynamics in Nanocrystal Nonvolatile Flash Memory Cells”, Journal of 
Semiconductor Science and Technology, (In Review)
3. Biswajit Das and Pavan Singaraju, “Novel Nonlithographic Complex Quantum
Wire Arrays”, Physica E: Low-dimensional Systems and Nanostructures, Volume 
36, Issue 2, February 2007, Pages 133-139
4. Pavan Singaraju, Rama Venkat, Raghunath Kanakala, and Biswajit Das, “Model 
for porous alumina template formation: Constant Voltage Anodization”, The 
European Physical Journal Applied Physics, Volume 35, Issue 2, August 2006, 
pp.107-111
83
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
5. Raghunath Kanakala, Pavan Singaraju, Rama Venkat and Biswajit Das, “ 
Modeling of Porous Alumina Template Formation under Constant Current 
Conditions”, J. Electrochemical Society 152(1), p. 1 (2005)
6. Biswajit Das and Pavan Singaraju, “Novel Quantum Wire Infrared 
Photodetectors”, Infrared Physics & Technology, Volume 46, pp. 209-218 (2005)
Conference Publications:
1. Pavan Singaraju, Rama Venkat and Samar Saha, “Modeling and Analysis of the 
charging dynamics in Si-Quantum Dots based Nonvolatile Flash Memory cells”, 
16*** Bieimial University Government Industry Microelectronics Symposium, 
June 25 -  June 28, 2006 - San Jose State University, San Jose, CA.
2. Sreeshaila Chenna, Pavan Singaraju, Rama Venkat and Samar Saha, “Compact 
Model for Programming SSI Split-Gate Flash Memory Cell”, 16*'’ Bieimial 
University Government Industry Microelectronics Symposium, June 25 - June 28, 
2006 - San Jose State University, San Jose, CA.
3. Pavan Singaraju and Biswajit Das, “Novel Nonlithographic semiconductor 
Quantum wire Infrared photodetectors”. Int. Conf. on MEMS and Semiconductor 
Nanotechnology, Dec. 19-22, 2005, Kharagpur, India.
4. Biswajit Das and Pavan Singaraju, “Nanostructure based Composite Material 
Coatings on Steel”, Int. Conf. Adv. Composite Mat, 2004, Varanasi, India.
5. Biswajit Das and Pavan Singaraju, “Nanostructure based Electro-optic 
Modulators for High Speed Optical Communication”, Proc. 7th Int. Conf. 
Optoelectronics, Fiber Optics and Photonics, 2004, Cochin, India
6. Biswajit Das and Pavan Singaraju, “Template based Nanofabrication: Mechanical 
characterization of Film-Substrate Interface”, 3*̂  International Conference on 
Experimental Mechanics, 2004, Singapore.
Dissertation Title:
Physics based modeling of the charging dynamics in Silicon Nanocrystal Non-volatile
Flash Memory cell
Dissertation Committee:
Chairperson, Dr. Rama Venkat, Ph. D.
Committee Member, Dr. Peter Stubbemd, Ph. D.
Committee Member, Dr. Yingtao Jiang, Ph. D.
Committee Member, Dr. Venkatesan Muthukumar, Ph. D.
Graduate Faculty Representative, Dr. Clemens Heske, Ph. D.
84
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
